Unit-2: Arithmetic and logic unit

Syllabus: Arithmetic and logic unit: Look ahead carries adders. Multiplication: Signed operand multiplication, Booths algorithm and array multiplier. Division and logic operations. Floating point arithmetic operation, Arithmetic & logic unit design. IEEE Standard for Floating Point Numbers

Carry Look-Ahead Adder

Motivation behind Carry Look-Ahead Adder :

In ripple carry adders, for each adder block, the two bits that are to be added are available instantly. However, each adder block waits for the carry to arrive from its previous block. So, it is not possible to generate the sum and carry of any block until the input carry is known. The block waits for the block to produce its carry. So there will be a considerable time delay which is carry propagation delay.



Consider the above 4-bit ripple carry adder. The sum is produced by the corresponding full adder as soon as the input signals are applied to it. But the carry input is not available on its final steady state value until carry is available at its steady state value. Similarly depends on and on. Therefore, though the carry must propagate to all the stages in order that output and carry settle their final steady-state value.

The ripple-carry adder, its limiting factor is the time it takes to propagate the carry. The carry look-ahead adder solves this problem by calculating the carry signals in advance, based on the input signals. The result is a reduced carry propagation time.

To be able to understand how the carry look-ahead adder works, we have to manipulate the Boolean expression dealing with the full adder. The Propagate P and generate G in a full-adder, is given as:

$P_i = A_i \oplus B_i$	Carry propagate
$G_i = A_i B_i$	Carry generate

Notice that both propagate and generate signals depend only on the input bits and thus will be valid after one gate delay.



The new expressions for the output sum and the carryout are given by:

 $S_i = P_i \oplus C_{i-1}$ $C_{i+1} = G_i + P_iC_i$

These equations show that a carry signal will be generated in two cases:

1) if both bits Ai and Bi are 1

2) if either A_i or B_i is 1 and the carry-in C_i is 1.

Let's apply these equations for a 4-bit adder:

 $\begin{array}{l} C_1 = G_0 + P_0 C_0 \\ C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0 \\ C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0 \\ C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0 \end{array}$





Hardware Implementation for Signed-Magnitude Data:

The multiplier is stored in the Q register and its sign in Q_s . The sequence counter SC is initially set to a number equal to the number of bits in the multiplier. The counter is decremented by 1 after forming each partial product. When the content of the counter reaches zero, the product is formed and the process stops.

Initially, the multiplicand is in register B and the multiplier in Q. The sum of A and B forms a partial product which is transferred to the EA register. Both partial product and multiplier are shifted to the right. This shift will be denoted by the statement shr EAQ to designate the right shift



The least significant bit of A is shifted into the most significant position of Q, the bit from E is shifted into the most significant position of A, and O is shifted into E. After the shift, one bit of the partial product is shifted into Q, pushing the multiplier bits one position to the right. In this manner, the rightmost flip-flop in register Q, designated by Q_n will hold the bit of the multiplier, which must be inspected next.

Hardware Algorithm:

Initially, the multiplicand is in B and the multiplier in Q. Their corresponding signs are in B_s and Q_s respectively. The signs are compared, and both A and Q are set to correspond to the sign of the product since a double-length product will be stored in registers A and Q. Registers A and E are cleared and the sequence counter SC is set to a

number equal to the number of bits of the multiplier. We are assuming here that operands are transferred to registers from a memory unit that has words of n bits. Since an operand must be stored with its sign, one bit of the word will be occupied by the sign and the magnitude will consist of n - 1 bits.



Figure 10-6 Flowchart for multiply operation.

After the initialization, the low-order bit of the multiplier in Q, is tested. If it is a 1, the multiplicand in B is added to the present partial product in A. If it is a 0, nothing is done. Register EAQ is then shifted once to the right to form the new partial product The sequence counter is decremented by 1 and its new value checked. If it is not equal to zero, the process is repeated and a new partial product is formed. The process stops when SC = 0. Note that the partial product formed in A is shifted into Q one bit at a time and eventually replaces the multiplier. The final product is available in both A and Q, with A holding the most significant bits and Q holding the least significant bits.

Example: Multiplicand =23 Multiplier=19

Multiplicand $B = 10111$	Ε	Α	Q	SC
Multiplier in Q	0	00000	10011	101
$Q_n = 1$; add B		10111		
First partial product	0	10111		
Shift right EAQ	0	01011	11001	100
$Q_n = 1$; add B		10111		
Second partial product	1	00010		
Shift right EAQ	0	10001	01 100	011
$Q_n = 0$; shift right EAQ	0	01000	10110	010
$Q_n = 0$; shift right EAQ	0	00100	01011	001
$Q_n = 1$; add B		10111		
Fifth partial product	0	11011		
Shift right EAQ	0	01101	10101	000
Final product in $AQ = 0110110101$				

TABLE 10-2 Numerical Example for Binary Multiplier

Question: Show the contents of registers E, A, Q, and SC during the process of multiplication of two binary numbers, 11111 (multiplicand) and 10101 (multiplier). The signs are not included.

Solution:

Multiplicand B = 1 1	111 =	: (31) ₁₀	31 × 21 = 651
	<u>E</u>	<u>A</u> Q	<u>SC</u>
Multiplier in Q	0	00000 10101	101 Q = (21) ₁₀
Q _n = 1, add B		<u>11111</u>	
	0	11111	
shr EAQ		01111 11010	100
Q _n = 0, shr EAQ		00111 11101	011
Q _n = 1, add B		<u>11111</u>	
	1	00110	
shr EAQ	0	10011 01110	010
Q _n = 0, shr EAQ		01001 10111	001
Q _n = 1, add B		<u>11111</u>	
	1	01000	
shr EAQ		1010001011	000
		(651) ₁₀	

Booth Multiplication:

Booth algorithm gives a procedure for multiplying binary integers in signed-2's complement representation.

The hardware implementation of Booth algorithm requires the register configuration shown in Fig. 10-7. This is similar to Fig. 10-5 except that the sign bits are not separated from the rest of the registers. To show this difference, we rename registers A, B, and Q,

as AC, BR, and QR, respectively. Q_n designates the least significant bit of the multiplier in register QR. An extra flip-flop Q_{n+1} is appended to QR to facilitate a double bit inspection of the multiplier.

The flowchart for Booth algorithm is shown in Fig. 10-8. AC and the appended bit Q_{n+1} are initially cleared to 0 and the sequence counter SC is set to a number n equal to the number of bits in the multiplier. The two bits of the multiplier in Q_n and Q_{n+1} are inspected. If the two bits are equal to 10, it means that the first 1 in a string of 1's has been encountered. This requires a subtraction of the multiplicand from the partial product in AC. If the two bits are equal to 01, it means that the first 0 in a string of 0's has been encountered. This requires the addition of the multiplicand to the partial product in AC. When the two bits are equal, the partial product does not change. An overflow cannot occur because the addition and subtraction of the multiplicand follow each other. As a consequence, the two numbers that are added always have opposite signs, a condition that excludes an overflow. The next step is to shift right the partial product and the multiplier (including bit Q_{n+1}). This is an arithmetic shift right (ashr) operation which shifts AC and QR to the right and leaves the sign bit in AC unchanged. The sequence counter is decremented and the computational loop is repeated n times.



Figure 10-7 Hardware for Booth algorithm.



Figure 10-8 Booth algorithm for multiplication of signed-2's complement numbers.

A numerical example of Booth algorithm is shown in Table 10-3 for n = 5. It shows the step-by-step multiplication of $(-9) \times (-13) = +117$. Note that the multiplier in QR is negative and that the multiplicand in BR is also negative. The 10-bit product appears in AC and QR and is positive. The final value of Q_{n+1} is the original sign bit of the multiplier and should not be taken as part of the product.

$Q_n Q_{n+1}$	$\frac{BR}{BR} = 10111 \\ \frac{BR}{BR} + 1 = 01001$	AC	QR	Qn+1	<u>sc</u>
	Initial	00000	10011	0	101
1 0	Subtract BR	01001			
		01001			
	ashr	00100	11001	1	100
1 1	ashr	00010	01100	1	011
0 1	Add BR	10111			
		11001			
	ashr	11100	10110	0	010
0 0	ashr	11110	01011	0	001
1 0	Subtract BR	01001			
		00111			
	ashr	00011	10101	1	000

TABLE 10-3 Example of Multiplication with Booth Algorithm

Question: Show the step-by-step multiplication process using Booth algorithm when the following binary numbers are multiplied. Assume 5-bit registers that hold signed numbers. The multiplicand in both cases is + 15.

b.
$$(+15) \times (+13)$$

b. $(+15) \times (-13)$

Solution:

(a)				
(+15) >	× (+13) = +195	5 = (0 0110000	11) ₂	
BR = 0)1111 (+15); E	$\overline{BR} + 1 = 10001$	(–15)	; QR = 01101 (+13)
$Q_n Q_{n+1}$	1	<u>AC</u> <u>QR</u>	<u>Q</u> n+1	SC
	Initial	00000 01101	0	101
10	Subtract BR	<u>10001</u>		
		10001		
	ashr ———	11000 10110	1	100
01	Add BR	<u>01111</u>		
		00111		
		00011 11011	0	011
10	Subtract BR			
	_	10100		
		11010 01101		
		11101 00110	1	001
01	Add BR	01111		
	_	01100	_	
	ashr ———	00110 00011	0	000
		+195		

1	h	١
	ν)

(+15)	× (–13) = –195	5	= (110	0 1111	101) _{2's comp.}
BR =	0 11111(+15);		BR +	1 = 10	001 (-15); QR = 10011 (-13)
<u>QnQn+</u>	<u>1</u>	<u>AC</u>	<u>QR</u>	<u>Qn+1</u>	<u>SC</u>
	Initial	00000	10011	0	101
10	Subtract BR	<u>10001</u>			
		10001			
	ashr ———	11000	11001	1	100
11	ashr ———	11100	01100	1	011
0 1	add BR	01111			
		01011			
	ashr ———	00101	10110	0	010
00	ashr ———	00010	11011	0	001
10	Subtract BR	10001			
		10011			
	ashr ———	11001	11101	1	000
		1	95		

Array Multiplier:

Checking the bits of the multiplier one at a time and forming partial products is a sequential operation that requires a sequence of add and shift micro-operations. The multiplication of two binary numbers can be done with one micro-operation by means of a combinational circuit that forms the product bits all at once. This is a fast way of multiplying two numbers since all it takes is the time for the signals to propagate through the gates that form the multiplication array. However, an array multiplier requires a large number of gates, and for this reason it was not economical until the development of integrated circuits.

The first partial product is formed by means of two AND gates. The second partial product is formed by multiplying a1 by b1 b0 and is shifted one position to the left. The two partial products are added with two half-adder (HA) circuits.

A combinational circuit binary multiplier with more bits can be constructed in a similar fashion. A bit of the multiplier is ANDed with each bit of the multiplicand in as many levels as there are bits in the multiplier. The binary output in each level of AND gates is added in parallel with the partial product of the previous level to form a new partial product. The last level produces the product. For j multiplier bits and k multiplicand bits we need j x k AND gates and (j - 1) k-bit adders to produce a product of j + k bits.



Division:

Division is somewhat more complex than multiplication but is based on the same general principles. First, the bits of the dividend are examined from left to right, until the set of bits examined represents a number greater than or equal to the divisor; this is referred to as the divisor being able to divide the number. Until this event occurs, 0s are placed in the quotient from left to right. When the event occurs, a 1 is placed in the quotient and the divisor is subtracted from the partial dividend. The result is referred to as a *partial remainder*.

The division follows a cyclic pattern. At each cycle, additional bits from the dividend are appended to the partial remainder until the result is greater than or equal to the divisor. As before, the divisor is subtracted from this number to produce a new partial remainder. The process continues until all the bits of the dividend are exhausted.



Figure 9.15 Example of Division of Unsigned Binary Integers

A machine algorithm that corresponds to the long division process.

The divisor is placed in the M register, the dividend in the Q register. At each

step, the A and Q registers together are shifted to the left 1 bit. M is subtracted from A to determine whether A divides the partial remainder.³ If it does, then Q_0 gets a 1 bit. Otherwise, Q_0 gets a 0 bit and M must be added back to A to restore the previous value. The count is then decremented, and the process continues for *n* steps. At the end, the quotient is in the Q register and the remainder is in the A register.

This process can, with some difficulty, be extended to negative numbers. We give here one approach for twos complement numbers. An example of this approach is shown in Figure 9.17.

The algorithm assumes that the divisor V and the dividend D are positive and that |V| < |D|. If |V| = |D|, then the quotient Q = 1 and the remainder R = 0. If |V| > |D|, then Q = 0 and R = D. The algorithm can be summarized as follows:

- Load the twos complement of the divisor into the M register; that is, the M register contains the negative of the divisor. Load the dividend into the A, Q registers. The dividend must be expressed as a 2n-bit positive number. Thus, for example, the 4-bit 0111 becomes 00000111.
- 2. Shift A, Q left 1 bit position.
- 3. Perform A \leftarrow A M. This operation subtracts the divisor from the contents of A.
- 4. a. If the result is nonnegative (most significant bit of A = 0), then set $Q_0 \leftarrow 1$.
 - b. If the result is negative (most significant bit of A = 1), then set Q₀ ← 0 and restore the previous value of A.
- 5. Repeat steps 2 through 4 as many times as there are bit positions in Q.
- 6. The remainder is in A and the quotient is in Q.



Figure 9.16 Flowchart for Unsigned Binary Division

Α	Q	
0000	0111	Initial value
0000	1110	Shift
$\frac{1101}{1101}$		Use twos complement of 0011 for subtraction Subtract
0000	1110	Restore, set $Q_0 = 0$
0001	1100	Shift
$\frac{1101}{1110}$		Subtract
0001	1100	Restore, set $Q_0 = 0$
0011	1000	Shift
$\frac{1101}{0000}$	1001	Subtract, set $Q_0 = 1$
0001	0010	Shift
$\frac{1101}{1110}$		Subtract
0001	0010	Restore, set $Q_0 = 0$

Figure 9.17 Example of Restoring Twos Complement Division (7/3)

Floating Point Representation:

We can represent a floating point number in the form

$\pm S \times B^{\pm E}$

This number can be stored in a binary word with three fields:

- Sign: plus or minus
- Significand S
- Exponent E



The **base** B is implicit and need not be stored because it is the same for all numbers.

The principles used in representing binary floating-point numbers are best explained with an example. Figure 9.18a shows a typical 32-bit floating-point format. The leftmost bit stores the **sign** of the number (0 = positive, 1 = negative). The **exponent** value is stored in the next 8 bits. The representation used is known as a **biased representation**. A fixed value, called the bias, is subtracted from the field to get the true exponent value. Typically, the bias equals $(2^{k-1} - 1)$, where k is the number of bits in the binary exponent. In this case, the 8-bit field yields the numbers 0 through 255. With a bias of $127 (2^7 - 1)$, the true exponent values are in the range -127 to +128. In this example, the base is assumed to be 2.

A **normalized number** is one in which the most significant digit of the significand is nonzero. For base 2 representation, a normalized number is therefore one in which the most significant bit of the significant is one.

Thus, a normalized nonzero number is one in the form

 $\pm 1.bbb \dots b \times 2^{\pm E}$

where b is either binary digit (0 or 1). Because the most significant bit is always one, it is unnecessary to store this bit; rather, it is implicit.

IEEE Standard for Binary Floating-Point Representation

The IEEE standard defines both a 32-bit single and a 64-bit double format (Figure 9.21), with 8-bit and 11-bit exponents, respectively. The implied base is 2.

Sign bit 🔨 🗖	-8 Bits $$	23 Bits		
	Biased exponent	Fraction		
(a) Single format			
Sign	←11 Bits	(52 Bits	
bit	Biased exponent		Fraction	
(b) Double format			

Figure 9.21 IEEE 754 Formats

Arithmetic Circuit:

The arithmetic microoperations listed in Table 4-3 can be implemented in one composite arithmetic circuit. The basic component of an arithmetic circuit is the parallel adder. By controlling the data inputs to the adder, it is possible to obtain different types of arithmetic operations.

The diagram of a 4-bit arithmetic circuit is shown in Fig. 4-9. It has four full-adder circuits that constitute the 4-bit adder and four multiplexers for choosing different operations. There are two 4-bit inputs A and B and a 4-bit output D. The four inputs from A go directly to the X inputs of the binary adder. Each of the four inputs from B are

connected to the data inputs of the multiplexers. The multiplexers data inputs also receive the complement of B.

The other two data inputs are connected to logic-0 and logic-1. Logic-0 is a fixed voltage value (0 volts for TTL integrated circuits) and the logic-1 signal can be generated through an inverter whose input is 0. The four multiplexers are controlled by two selection inputs, S_1 and S_0 . The input carry C_{in} goes to the carry input of the FA in the least significant position. The other carries are connected from one stage to the next.

The output of the binary adder is calculated from the following arithmetic sum:

$$D = A + Y + C_{in}$$

where A is the 4-bit binary number at the X inputs and Y is the 4-bit binary number at the Y inputs of the binary adder. C_{in} is the input carry, which can be equal to 0 or 1. Note that the symbol + in the equation above denotes an arithmetic plus. By controlling the value of Y with the two selection inputs S₁ and S₀ and making C_{in} equal to 0 or 1, it is possible to generate the eight arithmetic microoperations listed in Table 4-4.





Select			0		
Sı	S ₀	Cin	Input Y	$D = A + Y + C_{in}$	Microoperation
0	0	0	В	D = A + B	Add
0	0	1	В	D = A + B + 1	Add with carry
0	1	0	\overline{B}	$D = A + \overline{B}$	Subtract with borrow
0	1	1	\overline{B}	$D = A + \overline{B} + 1$	Subtract
1	0	0	0	D = A	Transfer A
1	0	1	0	D = A + 1	Increment A
1	1	0	1	D = A - 1	Decrement A
1	1	1	1	D = A	Transfer A

When $S_i S_0 = 00$, the value of B is applied to the Y inputs of the adder.additionIf $C_{in} = 0$, the output D = A + B. If $C_{in} = 1$, output D = A + B + 1. Both casesadditionperform the add microoperation with or without adding the input carry.
When $S_i S_0 = 01$, the complement of B is applied to the Y inputs of the
adder. If $C_{in} = 1$, then $D = A + \overline{B} + 1$. This produces A plus the 2's comple-
ment of B, which is equivalent to a subtraction of A - B. When $C_{in} = 0$, then
 $D = A + \overline{B}$. This is equivalent to a subtract with borrow, that is, A - B - 1.
When $S_i S_0 = 10$, the inputs from B are neglected, and instead, all 0's are
inserted into the Y inputs. The output becomes $D = A + 0 + C_{in}$. This gives
D = A when $C_{in} = 0$ and D = A + 1 when $C_{in} = 1$. In the first case we have
a direct transfer from input A to output D. In the second case, the value of A
is incremented by 1.

When $S_1S_0 = 11$, all 1's are inserted into the Y inputs of the adder to produce the decrement operation D = A - 1 when $C_{in} = 0$. This is because a number with all 1's is equal to the 2's complement of 1 (the 2's complement of binary 0001 is 1111). Adding a number A to the 2's complement of 1 produces F = A + 2's complement of 1 = A - 1. When $C_{in} = 1$, then D = A - 1 + 1 =A, which causes a direct transfer from input A to output D. Note that the microoperation D = A is generated twice, so there are only seven distinct microoperations in the arithmetic circuit.





Prepared By: Mr. Vishal Jayaswal A.P. In Deptt. Of CSE MIET Meerut

decrement